Addition is an indispensable operation for any high speed digital system, digital signal processing or control system. The primary issues in the design of adder cell are area, delay and power dissipation. Optimization of several devices for speed and power is a significant issue in low-voltage and low-power applications. These issues can be overcome by incorporating Gated Diffusion Input (GDI) technique. This paper mainly presents the design of 5 different full adder topologies using Modified Gate Diffusion Input Technique. This technique allows reducing power consumption, delay and area of digital circuits, while maintaining low complexity of logic design. This paper focuses two main design approaches. The former presents the implementation of modified primitive logic cells and its performance issues were compared with GDI and CMOS logic. The latter presents the implementation of 5 different modified GDI full adders and its performance issues. The simulation results reveal better delay and power performance for the proposed modified GDI full adders when compared with the existing GDI technique, CMOS and pass transistor logic at 0.250μm CMOS technologies. Delay and power has been evaluated by Tanner simulator using TSMC BSIM 0.250μm technologies.
Introduction
Most of the VLSI applications, such as digital signal processing, image and video processing, and microprocessors, extensively use arithmetic operations. Addition, subtraction, multiplication, and multiply and accumulate (MAC) are examples of the most commonly used operations. The 1-bit full-adder cell is the building block of all these modules. Thus, enhancing its performance is critical for enhancing the overall module performance. The design criterion of a full adder cell is usually multi-fold. Transistor count is, of course, a primary concern which largely affects the design complexity of larger circuit. For such submicron CMOS technology area, topology selection, power dissipation and speed are very important aspect for high speed and low power application. These issues can be overcome by incorporating Gated Diffusion Input (GDI) technique. Several optimization techniques for full adder design are reported in the literature [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . Among Gate Diffusion Input (GDI) is a lowest power design technique which offers improved logic swing and less static power dissipation. Using this technique several logic functions can be implemented using less number of transistor counts. This method is suitable for design of fast, low-power circuits, using a reduced number of transistors (as compared to TG and CMOS).
To reduce the power consumption different logic design techniques like CMOS complementary logic, Pseudo nMOS, Dynamic CMOS, Clocked CMOS logic (C 2 MOS), CMOS Domino logic, Cascade voltage switch logic (CVSL), Modified Domino logic, Pass Transistor Logic (PTL) have been proposed [2] [3] [4] . Although Static CMOS Logic has been the most popular design approach for the past three decades, many attempts have been made to propose a better alternative to achieve lower power dissipation, smaller area and better performance reported in [11] [12] . Circuit designed with transmission gate (TG) solves the problem of low logic level swing by using PMOS as well as NMOS but this implementation needs true and complemented control signal and requires more area than pass transistor logic. Pseudo-NMOS is simple and fast but reduces noise margins and increases power consumption. Pass-transistor logic is good for certain classes of circuits (MUX/adders). On the other hand, PTL implementations of logic gates such as NANDs and NORs were found to be slower and consume more power than CMOS implementations mainly because of the reduced output swings due to the threshold drop across a single-channel pass transistor.
The main contribution of this paper presents the design of modified primitive cells and five different topologies for full adders at circuit level implemented based on the GDI technique. The modified GDI primitive cells are constructed and its significant variation between CMOS and conventional GDI are compared. Though GDI technique offers low power, less transistor count and high speed, the major challenges occurs in the fabrication process. The GDI technique requires twin-well CMOS or Silicon on Insulator (SOI) process to realize a chip which increases the complexity as well as the cost of fabrication.
The organization of the paper is as follows: The section II, describes the design of modified GDI primitive cells. Section III, presents the implementation of different GDI full adders using Tanner EDA. Section IV presents simulation result using Tanner EDA and it is compared with modified GDI, CMOS logic and pass transistor logic. Section V presents the discussion with different topologies of full adders. Finally the conclusion is presented in section VI.
Modified GDI primitive cells
The basic primitive of GDI cell consists of nMOS and pMOS containing four terminals G (common gate input of nMOS and pMOS transistors), P (the outer diffusion node of pMOS transistor), N (the outer diffusion node of MOS transistor), and D (common diffusion node of both transistors). In this work a modified primitive GDI logic gates have been implemented in 0.250μm technology and it is compared with existing GDI and CMOS logic. The performance analysis of MGDI, GDI and CMOS logic is presented in Table1. The performance evaluation is made with respect to switching delay, transistor count and average power consumed by MGDI, GDI and CMOS logic. From this analysis it is observed that the modified GDI performance is better when comparing to GDI and CMOS logic. In CMOS the number of transistor used to realize a function is twice that of MGDI. The transistors used to design XOR and XNOR has only three transistors in MGDI whereas it is 8 in CMOS logic. The power consumed by CMOS is slightly higher than MGDI. 
Design of Modified GDI Full adders
A full adder is a combinational circuit that performs the arithmetic sum of three bits: A, B and a carry in, C, from a previous addition produces the corresponding SUM, S, and a carry out, CARRY. The various equations for SUM and CARRY are given below
Five different MGDI full adders have been designed with transistor count of 16T, 14T, 12T, 10T and 8T. For 16T MGDI full adder implemented from the eq 1 & 2, the sum expression is designed using 3-input XOR gate, whereas carry expression is designed using 2-input AND and 3-input OR gate. Similarly for 14T MGDI full adder from the eq 3 & 4, the sum is implemented with 2-input XOR, 2-input XNOR and 2-to-1 MUX, and carry is implemented with 2-input AND and 2-input OR gate. For 12T MGDI full adder from the eq 5 & 6, sum is realized using 3-input XOR gate and carry is realized using 2-input OR and 2-input AND. The 10T MGDI full adder from the eq 7 & 8, sum is designed with 2-input XOR, 2-input XNOR and 2-to-1 MUX, and carry is designed with 2-to-1 MUX. Finally 8T MGDI full adder from the eq 9 & 10, has been realized using 3-input XOR for sum expression and for carry expression 2-to-1 MUX have been used. The proposed 5 different MGDI full adders are simulated using Tanner EDA with BSIM3v3 250nm technology with supply voltage ranging from 1V to 5V in steps of 0.5V. All the full adders are simulated with multiple design corners (TT, FF, FS, and SS) to verify that operation across variations in device characteristics and environment. The design of 5 different full adders using MGDI is shown in Fig 2. 
Simulation and Performance Analysis of Modified GDI Full Adders
The proposed 5 different MGDI full adders are simulated using Tanner EDA with BSIM3v3 250nm technology with supply voltage ranging from 1V to 5V in steps of 0.5V. All the full adders are simulated with multiple design corners (TT, FF, FS, and SS) to verify that operation across variations in device characteristics and environment. The simulated setup for MGDI 8T full adders (using XOR, MUX) test bed is shown in Fig 3. The test bed is supplied with a nominal voltage of 5V in steps of 0.5V and it is invoked with the technology library file Generic 025 and it is specified with TT, FF, FS and SS conditions. The W/L ratios of both nMOS and pMOS transistors are taken as 2.5/0.25μm. To establish an unbiased testing environment, the simulations have been carried out using a comprehensive input signal pattern, which covers every possible transition for a 1-bit full adder. The three inputs to the full adder are A, B, C and all the test vectors are generated and have been fed into the adder cell. The cell delay has been measured from the moment the inputs reach 50% of the voltage supply level to the moment the latest of the SUM and CARRY signals reach the same voltage level. All transitions from an input combination to another (total 8 patterns 000, 001, 010, 011, 100, 101, 110, 111) have been tested, and the delay at each transition has been measured. The average has been reported as the cell delay. The power consumption is also measured for these input patterns and its average power has been reported in Table 2 and Table 3 .
The input transition of MGDI 8T full adder cell for all input pattern combination and its corresponding output waveform is depicted in Fig 4. The performance of all the full adder circuit has been simulated for MGDI technique, CMOS, Pass transistor and its performance is reported in Table 2 and Table3 . The performances of different MGDI full adders have been analyzed in terms of delay, transistor count and power dissipation with respect to CMOS, pass transistor logic and GDI technique. It is observed that modified GDI full adder cells have least delay and power consumption when compared to CMOS, pass transistor logic and GDI technique. In the modified GDI adder cell it is observed that the design of XOR and XNOR has only 3 transistors when compare to GDI logic. The overall performance of MGDI, GDI, pass transistor and CMOS logic are shown in Table 2 and Table 3 . In Table 3 the term AT and AT 2 represents the product of area-delay and area-square of delay term. This parameter can be calculated by multiplying the transistor count and delay value. The PD values are calculated by taking the product of power dissipation and delay. The performance analysis in terms of its power dissipation between different MGDI full adder cells is shown in Fig 5 . 
Discussion
Five different full adder cells are proposed using XOR, AND, OR and MUX primitives. Its performances have been analyzed in MGDI, GDI, CMOS and Pass transistor logic are reported in section 4. The comparison of these adders was made in terms of delay, transistor count, power dissipation, AT, AT 2 and PD values and it is report in Table 2 and Table 3 . The comparison of delay, transistor count and power dissipation is depicted in Fig 6 . Table 2 and 3, MGDI represents the modified gated diffusion input, GDI represents gated diffusion input, CMOS represents complementary metal oxide semiconductor and PT represents pass transistor logic. From the delay graph in Fig 6 shows for MGDI and GDI there is only slight differences occurs where as in CMOS logic the delay is high when compare to the rest of the logic mentioned in this work. From the transistor count graph it shows the number of transistor occupied to implement the full adder in MGDI occupies 16T, 14T, 12T, 10T and 8T and whereas in GDI it occupies 18T, 16T, 14T, 12T and 10T, this significant change occurs due to the design of XOR and XNOR gate. In GDI the number of transistor to implement XOR with 
PWR in μw
Power dissipation MGDI GDI CMOS PT take 4 transistors whereas in modified GDI it is implemented with 3 transistors. In case of CMOS the transistor count is approximately double that of MGDI adders. For pass transistor logic the number of transistor occupied is lesser than CMOS and greater than GDI. From power dissipation graph it can be observed that the pass transistor logic dissipates larger power when compare to CMOS, GDI and MGDI, it is due to the reduced output swings due to the threshold drop across a single-channel pass transistor. The power delay product from the Table 3 shows higher value for PT when compare to CMOS, GDI and MGDI. So from this analysis it can be observed that the full adders implemented with MGDI is superior in terms of delay, transistor count and power dissipation when compare to GDI, CMOS and PT logic.
Conclusion
An extensive performance analysis of modified primitive cells of AND, OR, NAND, NOR, XOR and XNOR has been presented. The performance of these MGDI was analyzed in terms of transistor count, delay and power dissipation using Tanner EDA with TSMC MOSIS 250nm technology and it is compared with conventional GDI and CMOS logic. The simulation results reveal better delay and power performance of proposed primitive cells as compared to existing GDI cell and CMOS at 0.250μm technologies. Subsequently different 1-bit full-dder cells have been presented. From this analysis it is observed that the full adder cells designed with MGDI has the transistor count of 16T, 14T, 12T, 10T and 8T whereas in GDI it occupies 18T, 16T, 14T, 12T and 10T, this significant change occurs due to the design of XOR and XNOR gate. In GDI the number of transistor to implement XOR will take 4 transistors whereas in modified GDI it is implemented with 3 transistors. In case of CMOS the transistor count is approximately double that of MGDI adders. The performance in terms of power dissipation the pass transistor logic consumes much power when compare to MGDI, GDI and CMOS because of reduced output swings due to the threshold drop across a single-channel pass transistor. Overall the simulation results shows the modified primitive and all adder topologies has least delay, low power consumption and less transistor count when compare to existing GDI, CMOS and PT logic.
